


New Product

N-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY							
		I _D (A) ^a					
V _{DS} (V)	r _{DS(on)} (Ω) ^e	Silicon Limit	Package Limit	Q _g (Typ)			
40	0.0026 at $V_{GS} = 10 \text{ V}$	163	60	52 nC			
40	0.0034 at $V_{GS} = 4.5 \text{ V}$	143	60	52 110			

Package Drawing

http://www.vishay.com/doc?72945



Top surface is connected to pins 1, 5, 6, and 10

Ordering Information: SiE812DF-T1-E3 (Lead (Pb)-free)

FEATURES


- TrenchFET® Gen II Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK® Package for **Double-Sided Cooling**



- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{ad}/Q_{as} Ratio Helps Prevent Shoot-Through
- 100 % Rg and UIS Tested

APPLICATIONS

- **VRM**
- DC/DC Conversion: Low-Side
- Synchronous Rectification



N-Channel MOSFET

For Related Documents http://www.vishay.com/ppg?74337

ABSOLUTE MAXIMUM RATIN	IGS T _A = 25 °C	, unless othe	rwise noted	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V _{GS}	± 20	v
	T _C = 25 °C		163 (Silicon Limit)	
	10-20 0		60 ^a (Package Limit)	
Continuous Drain Current (T _J = 150 °C)	T _C = 70 °C	I _D	60 ^a	
	T _A = 25 °C	1	33 ^{b, c}	
	T _A = 70 °C		27 ^{b, c}	Α
Pulsed Drain Current		I _{DM}	100	
	T _C = 25 °C		60 ^a	
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	4.3 ^{b, c}	
Single Pulse Avalanche Current		I _{AS}	50	
Avalanche Energy L = 0.1 mH		E _{AS}	125	mJ
	T _C = 25 °C		125	
Maximum Power Dissipation	T _C = 70 °C	P_{D}	80	w
Maximum Power Dissipation	T _A = 25 °C	1 'D -	5.2 ^{b, c}	VV
	T _A = 70 °C		3.3 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 50 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}			260	

Notes:

Package limited.
Surface Mounted on 1" x 1" FR4 board.
t = 10 sec.

e. 'Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

d. See Solder Profile (http://www.vishay.com/doc?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

SiE812DF

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{a, b} t ≤ 10 sec		R _{thJA}	20	24		
Maximum Junction-to-Case (Drain Top)	Steady State	R _{thJC} (Drain)	0.8	1	°C/W	
Maximum Junction-to-Case (Source) ^{a, c}	Gloddy Glate	R _{thJC} (Source)	2.2	2.7		

Notes:
a. Surface Mounted on 1" x 1" FR4 board.
b. Maximum under Steady State conditions is 68 °C/W.
c. Measured at source pin (on the side of the package).

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static						•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA		45.5		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 7.1			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.5	2.3	3	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$			1		
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	μA	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	25			Α	
Drain-Source On-State Resistance ^a	_	$V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}$		0.0022	0.0026	Ω	
	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 25 \text{ A}$		0.0028	0.0034		
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 20 \text{ V}, I_D = 25 \text{ A}$		154		S	
Dynamic ^b							
Input Capacitance	C _{iss}			8300		pF	
Output Capacitance	C _{oss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		800			
Reverse Transfer Capacitance	C _{rss}			360			
Total Gate Charge	Q _g	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}$		111	170)	
				52	80	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$		25			
Gate-Drain Charge	Q _{gd}			15			
Gate Resistance	R _g	f = 1 MHz		1.15	1.7	Ω	
Turn-On Delay Time	t _{d(on)}			50	75		
Rise Time	t _r	V_{DD} = 20 V, R_L = 2 Ω		265	400		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		50	75		
Fall Time	t _f	· ·		10	15		
Turn-On Delay Time	t _{d(on)}			20	30	ns	
Rise Time	t _r	V_{DD} = 20 V, R_L = 2 Ω		15	25	- 115	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		60	90		
Fall Time	t _f			10	15		
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			60		
Pulse Diode Forward Current ^a	I _{SM}				100	Α	
Body Diode Voltage	V_{SD}	I _S = 10 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			50	75	ns	
Body Diode Reverse Recovery Charge Q _{rr}		1 40 A 41/44 400 A/22 T 05 00		65	100	nC	
Reverse Recovery Fall Time	t _a	$I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		27		ns	
Reverse Recovery Rise Time	t _b			23			

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Notes: a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 % b. Guaranteed by design, not subject to production testing.








TYPICAL CHARACTERISTICS 25 °C, unless noted




V_{DS} - Drain-to-Source Voltage (V)

Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




(A) train of the state of the s

V_{GS} - Gate-to-Source Voltage (V) **Transfer Characteristics**




V_{DS} - Drain-to-Source Voltage (V) **Capacitance**




On-Resistance vs. Junction Temperature


Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient



 $^*V_{GS} > minimum V_{GS}$ at which $r_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient








TYPICAL CHARACTERISTICS 25 °C, unless noted






Document Number: 74337 S-62025-Rev. A, 16-Oct-06

 $^{^{\}star}$ The power dissipation P_D is based on T_{J(max)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)



Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?74337.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com